

Data Sheet



Applications

- Low voltage, high density systems with Intermediate Bus Architectures (IBA)
- Point-of-load regulators for high performance DSP, FPGA, ASIC, and microprocessors
- Desktops, servers, and portable computing
- Broadband, networking, optical, and communications systems

Benefits

- Integrates digital power conversion with intelligent power management
- Eliminates the need for external power management components
- Completely programmable via industry-standard I²C communication bus
- One part that covers all applications
- Reduces board space, system cost and complexity, and time to market

Member of the **Maxyz** Family

Features

- RoHS lead free and lead-solder-exempt products are available
- Wide input voltage range: 8V–14V
- High continuous output current: 20A
- Programmable output voltage range: 0.5V-5.5V
- Efficiency greater than 91%
- Active digital current share
- Single-wire serial communication bus for frequency synchronization, programming, and monitoring
- Real-time voltage, current, and temperature measurements, monitoring, and reporting
- Optimal voltage positioning with programmable slope
 of the VI line
- Overcurrent, overvoltage, undervoltage, and overtemperature protections with programmable thresholds and types
- Programmable fixed switching frequency 0.5-1.0MHz
- Programmable turn-on and turn-off delays
- Programmable turn-on and turn-off voltage slew rates with tracking protection
- Programmable feedback loop compensation
- Power Good signal with programmable limits
- Programmable fault management
- Start up into the load pre-biased up to 100%
- Current sink capability
- Industry standard size through-hole single-in-line package: 1.6"x0.41"
- Low height of 0.84"
- Wide operating temperature range: 0 to 70°C
- UL 60950-1/CSA 22.2 No. 60950-1-07 Second Edition, IEC 60950-1: 2005, and EN 60950-1:2006

Description

Power-One's point-of-load converters are recommended for use with regulated bus converters in an Intermediate Bus Architecture (IBA). The ZY8120 is an intelligent, fully programmable multiphase step-down point-of-load DC-DC module integrating digital power conversion and intelligent power management. When used with ZM7300 Series Digital Power Managers, the ZY8120 completely eliminates the need for external components for sequencing, tracking, protection, monitoring, and reporting. All parameters of the ZY8120 are programmable via the industry-standard I²C communication bus and can be changed by a user at any time during product development and service.

Reference Documents:

- ZM7300G Series Digital Power Manager. Data Sheet
- ZM7300 Digital Power Manager Programming Manual
- Power-One I2C Graphical User Interface Program
- ZM00056-KIT USB to I²C Adapter Kit. User Manual





Data Sheet

1. **Ordering Information**

ZY	81	20	У	-	ZZ
Product family: Z-One Module	Series: Server Class Intelligent POL Converter	Output Current: 20A	RoHS compliance: No suffix - RoHS compliant with Pb solder exemption ¹ G - RoHS compliant for all six substances	Dash	Packaging Option ² : R1 –48 pc Tray Q1 – 1 pc sample for evaluation only

¹ The solder exemption refers to all the restricted materials except lead in solder. These materials are Cadmium (Cd), Hexavalent chromium (Cr6+), Mercury (Hg), Polybrominated biphenyls (PBB), Polybrominated diphenylethers (PBDE), and Lead (Pb) used anywhere except in solder. ² Packaging option is used only for ordering and not included in the part number printed on the POL converter label.

³ Z-One evaluation board is available in only one configuration: ZM7300-KIT-HKS.

Example: ZY8120G-R1: A 48-piece tray of RoHS compliant POL converters. Each POL converter is labeled ZY8120G.

2. **Absolute Maximum Ratings**

Stresses in excess of the absolute maximum ratings may cause performance degradation, adversely affect longterm reliability, and cause permanent damage to the converter.

Parameter	Conditions/Description	Min	Max	Units
Operating Temperature	Case temperature (see Thermal Reference Points in Figure 48)	0	125	°C
Input Voltage	250ms Transient		15	VDC

3. **Environmental and Mechanical Specifications**

Parameter	Conditions/Description	Min	Nom	Max	Units
Ambient Temperature Range		0		70	°C
Storage Temperature (Ts)		-55		125	°C
Weight				10	grams
Operating Vibration (sinusoidal)	Frequency Range Magnitude Sweep Rate Repetitions in each axis (Min-Max-Min Sweep)	5 0.5 1 2		500	Hz G oct/min sweeps
Non-Operating Shock (half sine)	Acceleration Duration Number of shocks in each axis	50 11 10			G ms
MTBF	Calculated Per Telcordia Technologies SR-332	48.5			MHrs
Peak Reflow Temperature	ZY8120			220	°C
Peak Reflow Temperature	ZY8120G		245	260	°C
Lead Plating	ZY8120 and ZY8120G	100% Matte Tin			
Moisture Sensitivity Level per JEDEC J-STD-020C	ZY8120 ZY8120G	23			



www.power-one.com





Data Sheet

4. Electrical Specifications

Specifications apply at the input voltage from 8V to 14V, output load from 0 to 20A, ambient temperature from 0°C to 70°C, output capacitance consisting of $5x22\mu$ F low ESR ceramic and a 220μ F tantalum, and default performance parameters settings unless otherwise noted.

4.1 Input Specifications

Parameter	Conditions/Description	Min	Nom	Max	Units
Input voltage (V _{IN})		8		14	VDC
Input Current (at no load)	V _{IN} =12V		100		mADC

4.2 Output Specifications

Parameter	Conditions/Description	Min	Nom	Max	Units
Output Voltage Range (V _{OUT})	Programmable ¹ Default (no programming)	0.5	0.5	5.5 ²	VDC VDC
Output Voltage Setpoint Accuracy	V_{IN} =12V, I_{OUT} =0.5* $I_{OUT MAX}$, F_{SW} =500kHz, room temperature	±1.5% c	or 20mV whic greater	chever is	%V _{O.SET}
Output Current (IOUT)	VIN MIN TO VIN MAX	-20 ³		20	ADC
Line Regulation	$V_{\text{IN MIN}}$ to $V_{\text{IN MAX}}$		±0.5	±1.0	%V _{OUT}
Load Regulation	0 to I _{OUT MAX}		±0.5	±1.0	%V _{OUT}
Dynamic Regulation Peak Deviation Settling Time	50% - 75% - 50% Load Step, Slew Rate 1.0A/μs, C _{OUT} =330μF, F _{SW} =500kHz. to 10% of peak deviation		160 50		mV μs
Output Voltage Peak-to-Peak Ripple and Noise BW=20MHz Full Load	V _{IN} =12V, V _{OUT} ≤1.0V V _{IN} =12V, V _{OUT} =2.5V V _{IN} =12V, V _{OUT} =5.0V		20 25 40	40 50 70	mV mV mV
Efficiency V _{IN} =12V F _{sw} =500kHz Full Load Room temperature	V _{OUT} =0.5V V _{OUT} =1.0V V _{OUT} =2.5V V _{OUT} =3.3V V _{OUT} =5.0V		71 81.5 89.5 91 93		% % % %
Temperature Coefficient	V _{IN} =12V, V _{OUT} =2.5V, I _{OUT} =0.5*I _{OUT MAX}		20		ppm/°C
Switching Frequency	Default Programmable, 250kHz steps	500	500	1,000	kHz kHz
Duty Cycle	Default Programmable, 0.5% steps	0	90.5	95	% %

¹ ZY8120 is a step-down converter, thus the output voltage is always lower than the input voltage.



 $^{^{2}}$ The output voltage should not exceed 5.5 V (taking into account both the programming and remote sense compensation).

³ At the negative output current (bus terminator mode) efficiency of the ZY8120 degrades resulting in increased internal power dissipation. Therefore maximum allowable negative current under specific conditions is 20% lower than the current determined from the derating curves shown in paragraph 5.5.



Data Sheet

4.3 Protection Specifications

Parameter	Conditions/Description	Min	Nom	Max	Units
	Output Overcurrent Protection	า		•	• •
Туре	Default Programmable	Non-Latching, 130ms period Latching/Non-Latching			
Threshold	Default Programmable in 11 steps	40	140	140	%І _{ОUT} %І _{ОUT}
Threshold Accuracy		-25		25	%I _{OCP.SET}
	Output Overvoltage Protection	า			
Туре	Default Programmable	Ν	Ion-Latching Latching/N	i, 130ms pe Ion-Latchir	
Threshold	Default Programmable in 10% steps	110 ¹	130	130	%V _{O.SET} %V _{O.SET}
Threshold Accuracy	Measured at $V_{O.SET}=2.5V$	-2		2	%V _{OVP.SET}
Delay	From instant when threshold is exceeded until the turn-off command is generated		6		μs
	Output Undervoltage Protectio	'n			
Туре	Default Programmable	Non-Latching, 130ms period Latching/Non-Latching			
Threshold	Default Programmable in 5% steps	75		90	%V _{O.SET} %V _{O.SET}
Threshold Accuracy	Measured at $V_{O.SET}$ =2.5V	-2		2	%V _{UVP.SET}
Delay	From instant when threshold is exceeded until the turn-off command is generated		6		μs
	Overtemperature Protection				
Туре	Default Programmable	Ν	Ion-Latching Latching/N	i, 130ms pe Ion-Latchir	
Turn Off Threshold	Temperature is increasing		120		°C
Turn On Threshold	Temperature is decreasing after the module was shut down by OTP		110		°C
Threshold Accuracy		-5		5	°C
Delay	From instant when the controller junction temperature reaches the OTP threshold until the turn-off command is generated		2		ms
	Tracking Protection (when Enable	led)			
Туре	Default Programmable	Disabled Latching/Non-Latching, 130ms period			
Threshold	Enabled during output voltage ramping up			±250	mVDC
Threshold Accuracy		-50		50	mVDC
Delay	From instant when threshold is exceeded until the turn-off command is generated		6		μs





Data Sheet

	Overtemperature Warning								
Threshold	Always enabled, reported in Status register		120		°C				
Threshold Accuracy		-5		5	°C				
Hysteresis			3		°C				
Delay	From instant when threshold is exceeded until the warning signal is generated	6			μs				
	Power Good Signal (PGOOD pin)								
Logic	V _{OUT} is inside the PG window V _{OUT} is outside the PG window	High Low			N/A				
Lower Threshold	Default Programmable in 5% steps	90	90	95	%V _{O.SET} %V _{O.SET}				
Upper Threshold			110		%V _{O.SET}				
Delay	From instant when threshold is exceeded until status of PG signal changes		6		μs				
Threshold Accuracy	Measured at V _{O.SET} =2.5V	-2		2	%V _{O.SET}				

¹ Minimum OVP threshold is 1.0V

4.4 Feature Specifications

Parameter	Conditions/Description	Min	Nom	Max	Units
	Current Share	1	1		
Туре			Active,	Single Line	
Current Share Accuracy	I _{OUT MIN} ≥20%*I _{OUT NOM}			±20	%I _{ОUT}
	Interleave	1	1		
Interleave (Phase Shift)	Default Programmable in 11.25° steps	0	0	348.75	Degree degree
	Sequencing				
Turn ON Delay	Default Programmable in 1ms steps	0	0	255	ms ms
Turn OFF Delay	Default Programmable in 1ms steps	0	0	63	ms ms
	Tracking				
Turn ON Slew Rate	Default Programmable in 7 steps	0.1	0.1	8.33 ¹	V/ms V/ms
Turn OFF Slew Rate	Default Programmable in 7 steps -0.		-0.1	-8.33 ¹	V/ms V/ms
	Optimal Voltage Positioning	g	•		
Load Regulation	Default Programmable in 7 steps	0	0	13.2	mV/A mV/A





Data Sheet

Feedback Loop Compensation							
Zero1 (Effects phase lead and increases gain in mid-band)	Programmable	0.05		50	kHz		
Zero 2 (Effects phase lead and increases gain in mid-band)	Programmable	0.05		50	kHz		
Pole 1 (Integrator Pole, effects loop gain)	Programmable	0.05		50	kHz		
Pole 2 (Effects phase lag and limits gain in mid-band)	Programmable	1		1000	kHz		
Pole 3 (High frequency low- pass filter to limit PWM noise)	Programmable	1		1000	kHz		
	Monitoring						
Voltage Monitoring Accuracy	1 LSB=22mV	-1%V _{OUT} – 1 LSB		1%V _{оит} + 1 LSB	mV		
Current Monitoring Accuracy	30% I _{OUT NOM} <i<sub>OUT≤I_{OUT NOM}</i<sub>	-20		+20	%I _{OUT}		
Temperature Monitoring Accuracy	Junction temperature of POL controller	-5		+5	°C		
Remote Voltage Sense (+VS and –VS pins) ²							
Voltage Drop Compensation	Between +VS and VOUT			300	mV		
Voltage Drop Compensation	Between -VS and PGND			100	mV		

¹ Achieving fast slew rates under specific line and load conditions may require feedback loop adjustment

² If the voltage sense outputs are connected remotely, it is recommended to place a 0.01-0.1µF ceramic capacitor between +VS and –VS pins as close to the POL converter as possible. The capacitor improves noise immunity of the POL converter.





Data Sheet

4.5 Signal Specifications

Parameter	Conditions/Description	Min	Nom	Max	Units
VDD	Internal supply voltage	3.15	3.3	3.45	V
	SYNC/DATA Line (SD p	oin)			
ViL_sd	LOW level input voltage	-0.5		0.3 x VDD	V
ViH_sd	HIGH level input voltage	0.75 x VDD		VDD + 0.5	V
Vhyst_sd	Hysteresis of input Schmitt trigger	0.25 x VDD		0.45 x VDD	V
VoL	LOW level sink current @ 0.5V	14		60	mA
Tr_sd	Maximum allowed rise time 10/90%VDD			300	ns
Cnode_sd	Added node capacitance		5	10	pF
lpu_sd	Pull-up current source at Vsd=0V	0.3		1.0	mA
Freq_sd	Clock frequency of external SD line	475		525	kHz
Tsynq	Sync pulse duration	22		28	% of clock cycle
то	Data=0 pulse duration	72		78	% of clock cycle
	ADDR0ADDR4 Inpu	ts			
ViL_x	LOW level input voltage	-0.5		0.3 x VDD	V
ViH_x	HIGH level input voltage	0.7 x VDD		VDD+0.5	V
Vhyst_x	Hysteresis of input Schmitt trigger	0.1 x VDD		0.3 x VDD	V
RdnL_ADDR	External pull down resistance ADDRX forced low			10	kOhm
	Power Good and OK Inputs/	Outputs			
lup_PG	Pull-up current source input forced low PG	25		110	μA
lup_OK	Pull-up current source input forced low OK	175		725	μA
ViL_x	LOW level input voltage	-0.5		0.3 x VDD	V
ViH_x	HIGH level input voltage	0.7 x VDD		VDD+0.5	V
Vhyst_x	Hysteresis of input Schmitt trigger	0.1 x VDD		0.3 x VDD	V
loL	LOW level sink current at 0.5V	4		20	mA





Data Sheet

5. Typical Performance Characteristics

5.1 Efficiency Curves




Figure 1. Efficiency vs. Load. Vin=8V, Fsw=500kHz




Figure 2. Efficiency vs. Load. Vin=12V, Fsw=500kHz




Figure 3. Efficiency vs. Load. Vin=14V, Fsw=500kHz





Data Sheet

5.2 Turn-On Characteristics




Figure 4. Tracking Turn-On. Rising Slew Rate is Programmed at 0.5V/ms. Vin=12V, Ch1 – V1, Ch2 – V2, Ch3 – V3




Figure 5. Turn-On with Different Rising Slew Rates. Rising Slew Rates are Programmed as follows: V1and V2-0.5V/ms, V3-0.2V/ms. Vin=12V, Ch1 – V1, Ch2 – V2, Ch3 – V3




Figure 6. Turn On with Sequencing and Tracking. Rising Slew Rate Programmed at 0.5V/ms, V1 and V2 delays are programmed at 5ms. Vin=12V, Ch1 – V1, Ch2 – V2, Ch3 – V3




Figure 7. Turn On into Prebiased Load. V1 and V2 are Prebiased by V3 via a Diode. Vin=12V, Ch1 – V1, Ch2 – V2, Ch3 – V3





Data Sheet

5.3 Turn-Off Characteristics






Figure 8. Tracking Turn-Off. Falling Slew Rate is Programmed at 0.5V/ms. Vin=12V, Ch1 – V1, Ch2 – V2, Ch3 – V3





5.4 Transient Response

The pictures below show the deviation of the output voltage in response to the 50-75-50% step load at 1A/ μ s. In all tests the ZY8120 converters operated at switching frequency of 500kHz and had a total 330 μ F of tantalum and ceramic capacitors connected across the output pins.




Figure 10. Vin=12V, Vout=5.0V




Figure 11. Vin=12V, Vout=2.5V





Figure 12. Vin=12V, Vout=0.5V






Data Sheet

5.5 Thermal Derating Curves









Figure 14. Thermal Derating Curves. Vin=12V, Vout=3.3V, Fsw=500kHz







Data Sheet





Figure 15. Thermal Derating Curves. Vin=12V, Vout=5.0V, Fsw=500kHz



6. Typical Application

Figure 16. Block Diagram of Typical Application with Digital Power Manager and I²C Interface



Data Sheet

The schematic of a typical application of ZY8120 point-of-load converters (POL) is shown in Figure 16. The system includes a ZM7300 series Digital Power Manager (DPM), a ZY8120 POL, and may include additional ZY8120 POLs and other Z-One[®] series POLs. All POLs are connected to the DPM and to each other via a single-wire SD (sync/data) line. The line provides synchronization of all POLs to the master clock generated by the DPM and simultaneously performs data transfer between POLs and the DPM. Each POL has a unique 5-bit address programmed by grounding respective address pins. To enable the current share, CS pins of POLs connected in parallel are interconnected.

In addition to the SD line, OK pins of the POLs are connected to the respective OK pins of the DPM. A number of POLs connected to the same OK pin of the DPM forms a group. Grouping of POLs enables users to program, control, and monitor multiple POLs simultaneously and execute advanced fault management schemes.

The type, value, and the number of output capacitors shown in the schematic are required to meet the specifications published in the data sheet. However, ZY8120 POLs are fully operational with different parameters of output capacitors. The feedback loop compensation may need to be adjusted to optimize performance of the POLs for specific parameters of the output capacitors.

Pin Name	Pin Number	Pin Type	Buffer Type	Pin Description	Notes
VIN	1	Р		Input Voltage	
GND	2	Р		Power Ground	
CS	3	I/O	PU	Current Share	Connect to CS pin of other Z-POLs connected in parallel
SD	4	I/O	PU	Sync/Data Line	Connect to SD pin of DPM
ADDR4	5	Ι	PU	POL Address Bit 4	Tie to GND for 0 or leave floating for 1
ОК	6	I/O	PU	Fault/Status Condition	Connect to OK pin of other Z-POL and/or DPM. Leave floating, if not used
ADDR0	7	Ι	PU	POL Address Bit 0	Tie to GND for 0 or leave floating for 1
ADDR1	8	Ι	PU	POL Address Bit 1	Tie to GND for 0 or leave floating for 1
ADDR2	9	I	PU	POL Address Bit 2	Tie to GND for 0 or leave floating for 1
ADDR3	10	Ι	PU	POL Address Bit 3	Tie to GND for 0 or leave floating for 1
PGOOD	11	I/O	PU	Power Good	
+VS	12	I	А	Positive Voltage Sense	Connect to the positive point close to the load
VOUT	13	Р		Output Voltage	
	14			No Pin	
GND	15	Р		Power Ground	
-VS	16	I	А	Negative Voltage Sense	Connect to the negative point close to the load

7. Pin Assignments and Description

Legend: I=input, O=output, I/O=input/output, P=power, A=analog, PU=internal pull-up





Data Sheet

8. Programmable Features

Performance parameters of ZY8120 POL converters can be programmed via the industry standard I²C communication bus without replacing any components or rewiring PCB traces. Each parameter has a default value stored in the volatile memory registers detailed in Table 1. The setup registers 00h through 14h are programmed at the system powerup. When the user programs new performance parameters, the values in the registers are overwritten. Upon removal of the input voltage, the default values are restored.

Table 1. ZY8120 Memory Registers

Table 1. 2 16120 Memory Registers							
Register	Content	Address					
PC1	Protection Configuration 1	00h					
PC2	Protection Configuration 2	01h					
PC3	Protection Configuration 3	02h					
DON	Turn-On Delay	05h					
DOF	Turn-Off Delay	06h					
TC	Tracking Configuration	03h					
INT	Interleave Configuration and Frequency Selection	04h					
RUN	RUN Register	15h					
ST	Status Register	16h					
VOS	Output Voltage Setpoint	07h					
CLS	Current Limit Setpoint	08h					
DCL	Duty Cycle Limit	09h					
B1	Dig Controller Denominator z ⁻¹ Coefficient	0Ah					
B2	Dig Controller Denominator z ⁻² Coefficient	0Bh					
B3	Dig Controller Denominator z ⁻³ Coefficient	0Ch					
COL	Dig Controller Numerator z ⁰ Coefficient, Low Byte	0Dh					
COH	Dig Controller Numerator z ⁰ Coefficient, High Byte	0Eh					
C1L	Dig Controller Numerator z ⁻¹ Coefficient, Low Byte	0Fh					
C1H	Dig Controller Numerator z ⁻¹ Coefficient, High Byte	10h					
C2L	Dig Controller Numerator z ⁻² Coefficient, Low Byte	11h					
C2H	Dig Controller Numerator z ⁻² Coefficient, High Byte	12h					
C3L	Dig Controller Numerator z ⁻³ Coefficient, High Byte	13h					
СЗН	Dig Controller Numerator z ⁻³ Coefficient, Low Byte	14h					
VOM	Output Voltage Monitoring	17h					
IOM	Output Current Monitoring	18h					
TMP	Temperature Monitoring	19h					

ZY8120 converters can be programmed using the Graphical User Interface or directly via the I²C bus by using high and low level commands as described in the "ZM7300 Digital Power Manager Programming Manual".

ZY8120 parameters can be reprogrammed at any time during the system operation and service except for the digital filter coefficients, the switching frequency and the duty cycle limit, that can only be changed when the POL output is turned off.

8.1 Output Voltage

The output voltage can be programmed in the POL Output Configuration window shown in the Figure 17 or directly via the l^2C bus by writing into the VOS register shown in Figure 18.




Figure 17. Output Configuration Window

DAMO	DAMO	DAMO	DAMO	R/W-0	DAM 0	DAMO	DAMO
R/W-0	R/W-0	R/W-0	R/W-0	R/W-U	R/W-0	R/W-0	R/W-0
VOS7	VOS6	VOS5	VOS4	VOS3	VOS2	VOS1	VOS0
Bit 7							Bit 0
00 01 77 78 79	7h: corresp 3h: corresp 9h: corresp	oonds to 0 oonds to 0 oonds to 1 oonds to 2 oonds to 2	.5000V .5125V .9875V .0000V .025V	3	W = V U = U re	leadable b Vritable bit Inimpleme ead as '0' 'alue at PC	nted bit,
F/	9h: corresp Ah: corres Bh: corres	ponds to 5	.250V				
 Fi	Fh: corres	oonds to 5	.500V				
Fim		A	V - 11	Catna		- 1 1/0	~

Figure 18. Output Voltage Setpoint Register VOS



Data Sheet

8.1.1 Output Voltage Setpoint

The output voltage programming range is from 0.5V to 5.5V. To improve the resolution of the output voltage settings, the voltage range is divided into sub-ranges as shown in Table 2.

V _{OUT MIN} , V	Vout max, V	Resolution, mV
0.500	2.000	12.5
2.025	5.25	25
5.3	5.5	50

Table 2. Output Voltage Adjustment Resolution

8.1.2 Output Voltage Margining

If the output voltage needs to be varied by a certain percentage, the margining function can be utilized. The margining can be programmed in the POL Output Configuration window or directly via the I²C bus using high level commands as described in the "DPM Programming Manual".

In order to properly margin POLs that are connected in parallel, the POLs must be members of one of the Parallel Buses. Refer to the DPM Configure Devices window shown in Figure 45.

8.1.3 Optimal Voltage Positioning

Optimal voltage positioning increases the voltage regulation window by properly positioning the output voltage setpoint. Positioning is determined by the load regulation that can be programmed in the GUI Output Configuration window shown in Figure 17 or directly via the I^2C bus by writing into the CLS register shown in Figure 28.

Figure 19 illustrates optimal voltage positioning concept. If no load regulation is programmed, the headroom (voltage differential between the output voltage setpoint and a regulation limit) is approximately half of the voltage regulation window. When load regulation is programmed, the output voltage will decrease as the output current increases, so the VI characteristic will have a negative slope. Therefore, by properly selecting the operating point, it is possible to increase the headroom as shown in the picture.




Figure 19. Concept of Optimal Voltage Positioning

Increased headroom allows tolerating larger voltage deviations. For example, the step load change from light to heavy load will cause the output voltage to drop. If the optimal voltage positioning is utilized, the output voltage will stay within the regulation window. Otherwise, the output voltage will drop below the lower regulation limit. To compensate for the voltage drop external output capacitance will need to be added, thus increasing cost and complexity of the system.

The effect of optimal voltage positioning is shown in Figure 20 and Figure 21. In this case, switching output load causes large peak-to-peak deviation of the output voltage. By programming load regulation, the peak to peak deviation is dramatically reduced.




Figure 20. Transient Response without Optimal Voltage Positioning





Data Sheet




Figure 21. Transient Response with Optimal Voltage Positioning

8.2 Sequencing and Tracking

Turn-on delay, turn-off delay, and rising and falling output voltage slew rates can be programmed in the POL Configuration Sequencing/Tracking window shown in Figure 22 or directly via the I²C bus by writing into the DON, DOF, and TC registers, respectively. The registers are shown in Figure 23, Figure 24, and Figure 26.



Figure 22. Sequencing Window

8.2.1 Turn-On Delay

Turn-on delay is defined as an interval from the application of the Turn-On command until the output voltage starts ramping up.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DON7	DON6	DON5	DON4	DON3	DON2	DON1	DON0
Bit 7							Bit 0
00	ON[7:0]: T)h: corresp ⁻ h: corresp	onds to 0r	ms delay a				
	Figure	e 23. Tu	rn-On D	elay Re	egister D	DON	

8.2.2 Turn-Off Delay

U	U	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		DOF5	DOF4	DOF3	DOF2	DOF1	DOF0
Bit 7							Bit 0
Bit 5:0 D 00	nimpleme OF[5:0]: T Oh: corresp Fh: corresp	urn-off del onds to 0r	ay time ns delay a				
	Eigure	24 Tu	rn_Off F		aictor I		

Figure 24. Turn-Off Delay Register DOF

Turn-off delay is defined as an interval from the application of the Turn-Off command until the output voltage reaches zero (if the falling slew rate is programmed) or until both high side and low side switches are turned off (if the slew rate is not programmed). Therefore, for the slew rate controlled turn-off the ramp-down time is included in the turn-off delay as shown in Figure 25.




Figure 25. Relationship between Turn-Off Delay and Falling Slew Rate

As it can be seen from the figure, the internally calculated delay $T_{\rm D}$ is determined by the equation below.

$$T_{D} = T_{DF} - \frac{V_{OUT}}{dV_{F}/dT},$$

For proper operation T_D shall be greater than zero. The appropriate value of the turn-off delay needs to be programmed to satisfy the condition.



Data Sheet

If the falling slew rate control is not utilized, the turnoff delay only determines an interval from the application of the Turn-Off command until both high side and low side switches are turned off. In this case, the output voltage ramp-down process is determined by load parameters.

8.2.3 Rising and Falling Slew Rates

The output voltage tracking is accomplished by programming the rising and falling slew rates of the output voltage. To achieve programmed slew rates, the output voltage is being changed in 12.5mV steps where duration of each step determines the slew rate. For example, ramping up a 1.0V output with a slew rate of 0.5V/ms will require 80 steps duration of 25µs each.

Duration of each voltage step is calculated by dividing the master clock frequency generated by the DPM. Since all POLs in the system are synchronized to the master clock, the matching of voltage slew rates of different outputs is very accurate as it can be seen in Figure 4 and Figure 8.

During the turn on process, a POL not only delivers current required by the load (I_{LOAD}), but also charges the load capacitance. The charging current can be determined from the equation below:

$$I_{CHG} = C_{LOAD} \times \frac{dV_R}{dt}$$

Where, C_{LOAD} is load capacitance, dV_R/dt is rising voltage slew rate, and I_{CHG} is charging current.

When selecting the rising slew rate, a user needs to ensure that

$$I_{LOAD} + I_{CHG} < I_{OCP}$$

Where I_{OCP} is the overcurrent protection threshold of the ZY8120. If the condition is not met, then the overcurrent protection will be triggered during the turn-on process. To avoid this, dV_R/dt and the overcurrent protection threshold should be programmed to meet the condition above.

	U		R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0
			R2	R1	R0	SC	F2	F1	F0
	Bit 7	,							Bit 0
	Bit 7 Bit 6 [.] 4		•	i ted , read e of Vo risii				eadable b Vritable bit	it
		0: 0 1: 0 2: 0 3: 0 4: 0 5: 0 6: 0	correspond correspond correspond correspond correspond correspond correspond		ms (default ms ms ms ms ms ms ms	;)	re	Inimplemen ead as '0' alue at PC	
I	Bit 3	0: 3	Slew rate of	e control at control is d control is e	isabled				
I	Bit 2:0	0: 0 1: 0 2: 0 3: 0 4: 0 5: 0 6: 0	correspond correspond correspond correspond correspond correspond correspond correspond	of Vo falli ds to -0.1V ds to -0.2V ds to -0.5V ds to -0.5V ds to -2.0V ds to -2.0V ds to -5.0V ds to -8.3V ds to -8.3V	/ms (defau /ms /ms /ms /ms /ms //ms	lt)			

Figure 26. Tracking Configuration Register TC

8.3 Protection

ZY8120 Series converters have a comprehensive set of programmable protection functions. The set includes the output over- and undervoltage protection, overcurrent protection, overtemperature protection, tracking protection, overtemperature warning, and Power Good signal. Status of protection functions is stored in the ST register shown in Figure 27.

R-1	R-0	R-1	R-1	R-1	R-1	R-1	R-1
TP	PG	TR	ОТ	ос	UV	OV	PV
Bit 7							Bit 0
Bit 6 P Bit 5 T Bit 4 O Bit 3 O Bit 2 U Bit 1 O Bit 0 P <u>Note:</u>	P: Tempera G: Power G R: Tracking T: Overtem C: Overcur V: Undervo V: Overvolt V: Phase V ated warnin	Good Warn Fault perature F rent Fault litage Faul age Error foltage Erro	ing Fault t pr (Not Act	,	W = W U = U re	eadable bi /ritable bit nimplemen ad as '0' alue at PC	nted bit,

Figure 27. Protection Status Register ST

Thresholds of overcurrent, over- and undervoltage protections, and Power Good limits can be programmed in the POL Output Configuration window or directly via the I^2C bus by writing into the



Data Sheet

CLS and PC2 registers shown in Figure 28 and Figure 29.

R/W-	0 R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-1	R/W-1
LR2	LR1	LR0	TCE	CLS3	CLS2	CLS1	CLS0
Bit 7							Bit 0
Bit 7:5	LR[2:0], Loz 000: 0 V/A/ 001: 0.39 V 010: 0.78 V 011: 1.18 V 100: 1.57 V 101: 1.96 V 110: 2.35 V 111: 2.75 V	Ohm //A/Ohm //A/Ohm //A/Ohm //A/Ohm //A/Ohm //A/Ohm	on configu	ration	W = V U = L	Readable b Vritable bit Inimpleme ead as '0' Yalue at PC	nted bit,
Bit 4	TCE, Tempe 0: disabled 1: enabled	erature cor	npensatio	n enable			
Bit 3:0	CLS[3:0], C 0h: correspo 1h: correspo	onds to 379	%				
	 Bh: correspo Values high			ated to Bh	(140%)		

Figure 28. Current Limit Setpoint Register CLS

U	U	U	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0
			PGLL	OVPL1	OVPL0	UVPL1	UVPL0
Bit 7				-			Bit 0
Bit 7:5 Bit 4	Unimpleme PGLL : Set F 1 = 95% of \ 0 = 90% of \	Power Goo /o	d Low Leve	el	W = V U = U	eadable b Vritable bit Inimplement and as '0'	
Bit 3:2	OVPL[1:0] : Level 00 = 110% c 01 = 120% c 10 = 130% c 11 = 130% c	of Vo of Vo of Vo (Defa	Ū	tection		alue at PC)R reset
Bit 1:0	UVPL[1:0] : 00 = 75% of 01 = 80% of 10 = 85% of 11 = 90% of	Vo (Defau Vo Vo		rotection Le	evel		

Figure 29. Protection Configuration Register PC2

Note that the overvoltage and undervoltage protection thresholds and Power Good limits are defined as percentages of the output voltage. Therefore, the absolute levels of the thresholds change when the output voltage setpoint is changed either by output voltage adjustment or by margining.

In addition, a user can change type of protections (latching or non-latching) or disable certain protections. These settings are programmed in the POL Fault management window shown in Figure 30 or directly via the l^2C by writing into the PC1 register shown in Figure 31.

Tracking Differential 🔶 Over-Temperature 🔶		\checkmark	Critical
			Sequenced
Dver-Current 🔶	Ē		Critical
Jnder-Voltage 🔶	Ē		Sequenced
Dver-Voltage 🔶			Emergency

Figure 30. Fault management window

R/W	-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
TRI		PVE	TRP	OTP	OCP	UVP	OVP	PVP
Bit	7							Bit 0
Bit 7	1 :	RE: Trackir = enabled = disabled	ng fault en	able		W = V	Readable b Vritable bit Inimpleme	
Bit 6	1 =	/E : Phase = enabled = disabled	voltage er	ror enable		re	ead as '0' ′alue at PC	
Bit 5	1 :	RP : Trackir = latching = non latch	ng fault pro ning	otection				
Bit 4	1 =	FP : Overte = latching = non latch	·	protection	configurat	ion		
Bit 3	1 =	CP : Overce = latching = non latch	·	ection conf	iguration			
Bit 2	1 =	/P : Under = latching = non latch	0 1	tection cor	nfiguration			
Bit 1	1 :	/P : Overvo = latching = non latch	0.1	ection conf	iguration			
Bit 0	1 =	/P : Phase = latching = non latch	Ũ	rotection (N	Not Active)			

Figure 31. Protection Configuration Register PC1

If the non-latching protection is selected, a POL will attempt to restart every 130ms until the condition that triggered the protection is removed. When restarting, the output voltages follow tracking and sequencing settings.

If the latching type is selected, a POL will turn off and stay off. The POL can be turned on after 130ms, if the condition that caused the fault is removed and the respective bit in the ST register was cleared, or the Turn On command was recycled, or the input voltage was recycled.



Data Sheet

All protection functions can be classified into three groups based on their effect on system operation: warnings, faults, and errors.

8.3.1 Warnings

This group includes Overtemperature Warning and Power Good Signal. Warnings do not turn off POLs but rather set status bits which can be noted by the DPM and be transmitted to a host controller via the l^2C bus.

8.3.1.1 Overtemperature Warning

The Overtemperature Warning is generated when temperature of the controller exceeds 120°C. The Overtemperature Warning changes the PT bit of the status register ST to 0 and sends the signal to the DPM. Reporting is enabled in the POL Configuration Faults window or directly via the I²C by writing into the PC3 register shown in Figure 33. When the temperature falls below 117°C, the PT bit is cleared and the Overtemperature Warning is removed.

8.3.1.2 Power Good

Power Good is an open collector output that is pulled low, if the output voltage is outside of the Power Good window. The window is formed by the Power Good High threshold that is equal to 110% of the output voltage and the Power Good Low threshold that can be programmed at 90 or 95% of the output voltage.

The Power Good protection is only enabled after the output voltage reaches its steady state level. The PG pin is pulled low during transitions of the output voltage from one level to other as shown in Figure 32.

The Power Good Warning pulls the Power Good pin low and changes the PG bit of the status register ST to 0. It sends the signal to the DPM, if the reporting is enabled. When the output voltage returns within the Power Good window, the PG pin is pulled high, the PG bit is cleared and the Power Good Warning is removed. The Power Good pin can also be pulled low by an external circuit to initiate the Power Good Warning.

Note: To retrieve status information, Status Monitoring in the DPM Configure Devices window should be enabled (refer to Digital Power Manager Data Sheet). The DPM will retrieve the status information from each POL on a continuous basis.

8.3.2 Faults

This group includes overcurrent, overtemperature, undervoltage, and tracking protections. Triggering any protection in this group will turn off the POL.

8.3.2.1 Overcurrent Protection

Overcurrent protection is active whenever the output voltage of the POL exceeds the pre-bias voltage (if any). When the output current reaches the OC threshold, the output voltage will start decreasing. As soon as the output voltage decreases below the undervoltage protection threshold, the OC fault signal is generated, the POL turns off and the OC bit in the register ST is changed to 0. Both high side and low side switches of the POL are turned off instantly (fast turn-off).

The temperature compensation is added to keep the OC threshold approximately constant at temperatures above room temperature. Note that the temperature compensation can be disabled in the POL Output Configuration window or directly via the I²C by writing into the CLS register. However, it is recommended to keep the temperature compensation enabled.

8.3.2.2 Undervoltage Protection

The undervoltage protection is only active during steady state operation of the POL to prevent nuisance tripping. If the output voltage decreases below the UV threshold and there is no OC fault, the UV fault signal is generated, the POL turns off, and the UV bit in the register ST is changed to 0. The output voltage is ramped down according to sequencing and tracking settings (regular turn-off).

8.3.2.3 Overtemperature Protection

Overtemperature protection is active whenever the POL is powered up. If temperature of the controller exceeds 120°C, the OT fault is generated, POL turns off, and the OT bit in the register ST is changed to 0. The output voltage is ramped down according to sequencing and tracking settings (regular turn-off).

If non-latching OTP is programmed, the POL will restart as soon as the temperature of the controller decreases below the Overtemperature Warning threshold of 110°C.



8.3.2.4 Tracking Protection

Tracking protection is active only when the output voltage is ramping up. The purpose of the protection is to ensure that the voltage differential between multiple rails being tracked does not exceed 250mV. This protection eliminates the need for external clamping diodes between different voltage rails which are frequently recommended by ASIC manufacturers.

When the tracking protection is enabled, the POL continuously compares actual value of the output voltage to its programmed value as defined by the output voltage and its rising slew rate. If absolute

ZY8120 20A DC-DC Intelligent POL 8V to 14V Input • 0.5V to 5.5V Output

Data Sheet

value of the difference exceeds 250mV, the tracking fault signal is generated, the POL turns off, and the TR bit in the register ST is changed to 0. Both high side and low side switches of the POL are turned off instantly (fast turn-off).

The tracking protection can be disabled, if it contradicts requirements of a particular system (for example turning into high capacitive load where rising slew rate is not important). It can be disabled in the POL Configuration Faults window or directly via the l^2C bus by writing into the PC1 register.




Figure 32. Protections Enable Conditions

8.3.3 Errors

The group includes overvoltage protection and the phase voltage error. The phase voltage error is not available in ZY8120.

8.3.3.1 Overvoltage Protection

The overvoltage protection is active whenever the output voltage of the POL exceeds the pre-bias voltage (if any). If the output voltage exceeds the overvoltage protection threshold, the overvoltage error signal is generated, the POL turns off, and the OV bit in the register ST is changed to 0. The high side switch is turned off instantly, and simultaneously the low side switch is turned on to ensure reliable protection of sensitive loads. The low side switch provides low impedance path to quickly dissipate

energy stored in the output filter and achieve effective voltage limitation.

The OV threshold can be programmed from 110% to 130% of the output voltage setpoint, but not lower than 1.0V.

8.3.4 Faults and Errors Propagation

The feature adds flexibility to the fault management scheme by giving users control over propagation of fault signals within and outside of the system. The propagation means that a fault in one POL can be programmed to turn off other POLs and devices in the system, even if they are not directly affected by the fault.



Data Sheet

8.3.4.1 Grouping of POLs

Z-Series POLs can be arranged in several groups to simplify fault management. A group of POLs is defined as a number of POLs with interconnected OK pins. A group can include from 1 to 32 POLs. If fault propagation within a group is desired, the propagation bit needs to be checked in the GUI Fault Management Window. The parameters can also be programmed directly via the I^2 C bus by writing into the PC3 register shown in Figure 33.

When propagation is enabled, the faulty POL pulls its OK pin low. A low OK line initiates turn-off of other POLs in the group.

R/W	-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-
PTM	Λ	PGM	TRP	OTP	OCP	UVP	OVP	PVP
Bit	7							Bit 0
Bit 7	1 =	M: Tempe enabled disabled	erature war	ning Mess	age	VV = V	Readable b Vritable bit Inimpleme	
Bit 6	1 =	M: Power enabled disabled	good mes	sage			ead as '0' ′alue at PC	R rese
Bit 5	1 =	P: Trackir enabled disabled	ng fault pro	pagation				
Bit 4	1 =	P: Overte enabled disabled	mperature	fault propa	agation			
Bit 3	1 =	P: Overce enabled disabled	urrent fault	propagatio	on			
Bit 2	1 =	P: Under enabled disabled	voltage fau	lt propaga	ion			
Bit 1	1 =	P: Overvo enabled disabled	oltage erro	r propagati	on			
Bit 0	1 =	P: Phase enabled disabled	voltage er	ror propag	ation (Not /	Active)		

Figure 33. Protection Configuration Register PC3

In addition, the OK lines can be connected to the DPM to facilitate propagation of faults and errors between groups. One DPM can control up to 4 independent groups. To enable fault propagation between groups, the respective bit needs to be checked in the DPM Faults / Group Fault Propagation window shown in Figure 34.

Type Bus Voltage	es Devices Faults User Memory	
Tum-On Fault Pro	pagation	
 All correctly pr 	rogrammed Devices will start-up	
🔘 Only Groups w	with no programming error will start-up	
🔘 System doesn	't start if there is a programming error	
	ng affects the Group auto turn-on feature	
and also t	the Group/System I2C turn-on commands.	
Changing	the Group/System I2C turn-on commands. this option requires the DPM to be power	
Changing	the Group/System (2C turn-on commands.	
Changing cycled af	the Group/System I2C turn-on commands. Ithis option requires the DPM to be power Iter programming!	
Changing	the Group/System I2C turn-on commands. Ithis option requires the DPM to be power Iter programming!	
Changing cycled af	the Group/System i2C turn-on commands. Ithis option requires the DPM to be power Iter programming! agation	
Group Fault Propa	the Group/System i2C turn-on commands. this option requires the DPM to be power ther programming! agetion A B C D On Error Cont. FE Crow off Bar	
Group Fault Propa	the Group/System i2C turn-on commands. Ithis option requires the DPM to be power ter programming agation To On Error Con FE Crow	

Figure 34. DPM Fault Propagation Window

In this case low OK line will signal DPM to pull other OK lines low to initiate shutdown of other POLs as programmed in the DPM Faults / Group Fault Propagation window. If an error is propagated, the DPM can also generate commands to turn off a front end (a DC-DC converter generating the intermediate bus voltage) and trigger an optional crowbar protection to accelerate removal of the IBV voltage.

8.3.4.2 Propagation Process

Propagation of a fault (OCP, UVP, OTP, and TRP) initiates regular turn-off of other POLs. The faulty POL in this case performs either the regular or the fast turn-off depending on a specific fault as described in section 8.3.2.

Propagation of an error initiates fast turn-off of other POLs. The faulty POL performs the fast turn-off and turns on its low side switch.

Example of the fault propagation is shown in Figure 35 - Figure 36. In this three-output system (refer to the block diagram in Figure 16), the POL powering the output V3 (Ch 1 in the picture) encounters the undervoltage fault after the turn-on. When the fault propagation is not enabled, the POL turns off and generates the UV fault signal. Because the UV fault triggers the regular turn off, the POL meets its turn-off delay and falling slew rate settings during the turn-ff process as shown in Figure 35. Since the UV fault is programmed to be non-latching, the POL will attempt to restart every 130ms, repeating the process described above until the condition causing the undervoltage is removed.



If the fault propagation between groups is enabled, the POL powering the output V3 pulls its OK line low and the DPM propagates the signal to the POL powering the output V1 that belongs to other group. The POL powering the output V1 (Ch3 in the picture) executes the regular turn-off. Since both V1 and V3 have the same delay and slew rate settings they will continue to turn off and on synchronously every 130ms as shown in Figure 36 until the condition causing the undervoltage is removed. The POL powering the output V2 continues to ramp up until it reaches its steady state level.

130ms is the interval from the instant of time when the output voltage ramps down to zero until the output voltage starts to ramp up again. Therefore, the 130ms hiccup interval is guaranteed regardless of the turn-off delay setting.




Figure 35. Turn-On into UVP on V3. The UV Fault Is Programmed To Be Non-Latching. Ch1 – V3 (Group C), Ch2 – V2, Ch3 – V1 (Group A)

Code Name When Active Turn Low Side Propagation Disable Type Off Switch PT Temperature Warning Whenever VIN is applied No N/A Readable by No Warning DPM PG Power Good Warning During steady state No N/A Readable by No DPM TR Off Tracking Fault During ramp up Regular turn off Yes Fast OT Overtemperature Whenever VIN is applied Off Regular turn off Fault Regular No OC Overcurrent Fault When VOUT exceeds prebias Fast Off Regular turn off No UV Undervoltage Fault During steady state Regular Off Regular turn off No OV When VOUT exceeds prebias Fast On Fast turn off No Overvoltage Error

Table 3. Summary of Protections Parameters and Features

ZY8120 20A DC-DC Intelligent POL 8V to 14V Input • 0.5V to 5.5V Output

Data Sheet




Figure 36. Turn-On into UVP on V3. The UV Fault Is Programmed To Be Non-Latching and Propagate From Group C to Group A. Ch1 – V3 (Group C), Ch2 – V2, Ch3 – V1 (Group A)

Summary of protections, their parameters and features are shown in Table 3

ZD-02138 Rev. 1.5, 5-May-2011



ZY8120 20A DC-DC Intelligent POL

Data Sheet

8.4 **PWM Parameters**

Z-Series POLs utilize the digital PWM controller. The controller enables users to program most of the PWM performance parameters, such as switching frequency, interleave, duty cycle, and feedback loop compensation.

8.4.1 Switching Frequency

The switching frequency can be programmed in the PWM sub window in the POL Configuration Compensation window shown in Figure 37 or directly via the I²C bus by writing into the INT register shown in Figure 38. Note that the content of the register can be changed only when the POL is turned off.

Switching for all POLs connected to the SD line are synchronized to the master clock generated by the DPM. Each POL is equipped with a PLL and a frequency divider so they can operate at multiples (including fractional) of the master clock frequency as programmed by a user. The converters can operate at 500 kHz, 750 kHz, and 1 MHz. Although synchronized, switching frequencies of different POLs are independent of each other. It is permissible to mix POLs operating at different frequencies in one system. This allows optimizing efficiency and transient response of each POL in the system individually. (Note: POLs assigned to the same power output bus are forced to use the same switching frequency)




Figure 37. POL Controller Compensation Window

R/W-0	R/W-0	R/W-0	R/W-0 ¹⁾	R/W-0 ¹⁾	R/W-0 ¹⁾	R/W-0 ¹⁾	R/W-0 ¹⁾
FRQ2	FRQ1	FRQ0	INT4	INT3	INT2	INT1	INT0
Bit 7							Bit 0
00	RQ[2:0] : P 00: 500kHz 01: 750kHz 10: 1000kH		iency Seleo	ction	W = V U = U re	leadable b Vritable bit Inimpleme ead as '0' 'alue at PC	nted bit,
00 01 02	T[4:0]: Int Dh: Ton sta Ih: Ton sta Ph: Ton sta Th: Ton sta	rts with 0.0 rts with 11 rts with 22)° Phase la .25° Phase .50° Phase	a lag to SD a lag to SD	Line Line		
1) Initial va	lue depend n: At POF	ls on the s	tate of the 5 corresp	Interleave	Mode (IN		ed

Figure 38. Interleave Configuration Register INT

8.4.2 Interleave

Interleave is defined as a phase delay between the synchronizing slope of the master clock on the SD pin and PWM signal of a POL. The interleave can be programmed in the PWM section of the POL Conntroller Compensation window or directly via the I²C bus by writing into the INT register.

Every POL generates switching noise. If no interleave is programmed, all POLs in the system switch simultaneously and noise reflected to the input source from all POLs is added together as shown in Figure 39.





Figure 39. Input Voltage Noise, No Interleave





Figure 40 shows the input voltage noise of the threeoutput system with programmed interleave. Instead of all three POLs switching at the same time as in the previous example, the POLs V1, V2, and V3 switch at 67.5°, 180°, and 303.75°, respectively. Noise is spread evenly across the switching cycle resulting in more than 1.5 times reduction. To achieve similar noise reduction without the interleave will require the addition of an external LC filter.



ZY8120 interleave is independent of the number of POLs in a system and is fully programmable in 11.25° steps. It allows maximum output noise reduction by intelligently spreading switching energy.

Note: Due to noise sensitivity issues that may occur in limited cases, it is recommended to avoid phase lag settings of 112.5 and 123.75 degrees, otherwise false PG and/or OV indications may occur.

ZY8120 20A DC-DC Intelligent POL 8V to 14V Input • 0.5V to 5.5V Output

Data Sheet




Figure 41. Output Voltage Noise, Full Load, No Interleave




Figure 42. Output Voltage Noise, Full Load, 180° Interleave

8.4.3 Duty Cycle Limit

The ZY8120 is a step-down converter therefore V_{OUT} is always less than V_{IN}. The relationship between the two parameters is characterized by the duty cycle and can be estimated from the following equation:

$$DC = \frac{V_{OUT}}{V_{IN,MIN}},$$

Where, DC is the duty cycle, V_{OUT} is the required maximum output voltage (including margining), $V_{IN.MIN}$ is the minimum input voltage.

It is good practice to limit the maximum duty cycle of the PWM controller to a somewhat higher value compared to the steady-state duty cycle as expressed by the above equation. This will further protect the output from excessive voltages. The duty





Data Sheet

cycle limit can be programmed in the PWM section of the POL Controller Compensation window or directly via the I^2C bus by writing into the DCL register shown in Figure 43.

	R/W-	1 R/W-1	R/W-1	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0			
	DCL	5 DCL4	DCL3	DCL2	DCL1	DCL0	н	LO			
	Bit 7							Bit 0			
	Bit 7:2 DCL[5:0] , Duty Cycle Limitation 00h: 0 01h: 1/192 3Fh: 63/192 Bit 1: H , ADC high saturation feed -forward					W = V U = U re	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset				
0: disabled 1: enabled											
	Bit 0:	LO, ADC lov 0: disabled 1: enabled	w saturatio	n feed -forv	ward						

Figure 43. Duty Cycle Limit Register

8.4.4 ADC Saturation Feedforward

To speed up the PWM response in case of heavy dynamic loads, the duty cycle can be forced either to 0 or the duty cycle limit depending on the polarity of the transient. This function is equivalent to having two comparators defining a window around the output voltage setpoint. When an error signal is inside the window, it will produce gradual duty cycle change proportional to the error signal. If the error signal goes outside the window (usually due to large output current steps), the duty cycle will change to its limit in one switching cycle. In most cases this will significantly improve transient response of the controller, reducing amount of required external capacitance.


Under certain circumstances, usually when the maximum duty cycle limit significantly exceeds its nominal value, the ADC saturation can lead to the overcompensation of the output error. The phenomenon manifests itself as low frequency oscillations on the output of the POL. It can usually be reduced or eliminated by disabling the ADC saturation or limiting the maximum duty cycle to 120-140% of the calculated value. It is not recommended to use ADC saturation for output voltages higher than 2.0V.

The ADC saturation feedforward can be programmed in the PWM section of the POL Controller Compensation window or directly via the l²C bus by writing into the DCL register.

8.4.5 Feedback Loop Compensation

Feedback loop compensation can be programmed in the DPM Configuration Compensation window by setting frequency of poles and zeros of the transfer function.

The transfer function of the POL converter is shown in Figure 44. It is a third order function with two zeros and three poles. Pole 1 is the integrator pole, Pole 2 is used in conjunction with Zero 1 and Zero 2 to adjust the phase lead and limit the gain increase in mid band. Pole 3 is used as a high frequency lowpass filter to limit PWM noise.



Positions of poles and zeroes are determined by coefficients of the digital filter. The filter is characterized by four numerator coefficients (C_0 , C_1 , C_2 , C_3) and three denominator coefficients (B_1 , B_2 , B_3). The coefficients are automatically calculated when desired frequency of poles and zeros is entered in the PWM section of the POL Controller Compensation window. The coefficients are stored in the COH, COL, C1H, C1L, C2H, C2L, C3H, C3L, B1, B2, and B3 registers.

Note: The GUI automatically transforms zero and pole frequencies into the digital filter coefficients. It is strongly recommended to use the GUI to determine the filter coefficients.

Programming feedback loop compensation allows optimizing POL performance for various application





Data Sheet

conditions. For example, increase in bandwidth can significantly improve dynamic response.

8.5 Current Share

The POL converters are equipped with the digital current share function. To activate the current share, interconnect the CS pins of the POLs connected in parallel. The digital signal transmitted over the CS line sets output currents of all POLs to the same level.

When POLs are connected in parallel, they must be included in the same parallel bus in the DPM Configure Devices window shown in Figure 45. In this case, the GUI automatically copies parameters of one POL onto all POLs connected to the parallel bus. It makes it impossible to configure different performance parameters for POLs connected in parallel except for interleave and load regulation settings that are independent. The interleave allows to reduce and move the output noise of the converters connected in parallel to hiaher frequencies as shown in Figure 41 and Figure 42. The load regulation allows controlling the current share loop gain in case of small signal oscillations. It is recommended to always add a small amount of load regulation to one of the converters connected in parallel to reduce loop gain and therefore improve stability.

8.6 Performance Parameters Monitoring

The POL converters can monitor their own performance parameters such as output voltage, output current, and temperature.

The output voltage is measured at the output sense pins, output current is measured using the ESR of the output inductor and temperature is measured by the thermal sensor built into the controller IC. Output current readings are adjusted based on temperature readings to compensate for the change of ESR of the inductor with temperature.

An 8-Bit Analog to Digital Converter (ADC) converts the output voltage, output current, and temperature into a digital signal to be transmitted via the serial interface. The ADC allows a minimum sampling frequency of 700 Hz for all three values.

Monitored parameters are stored in registers (VOM, IOM, and TMON) that are continuously updated. If the Retrieve Monitoring bits for Parametric (**P-Monitor**) and Status (**S-Monitor**) in the DPM Configure Devices window shown in Figure 45 are checked, those registers are being copied into the ring buffer located in the DPM. Contents of the ring buffer can be displayed in the DPM Monitoring window shown in Figure 46 or it can be read directly via the I²C bus using high and low level commands as described in the "ZM7300 Digital Power Manager Programming Manual".





Data Sheet

ile Edit View Tools Window Hel;	p							
) 🚰 🗐 🗿 📲 🗄 🗄 🗄	- 12 H A V 🖓 🗆 W T I	B ?						
Home 22 Rus C Zu7316 Group A 00: POL01 04: AuxDev0 Group B 02: ZY7015 05: AuxDev1 Group C 03: ZY7007	Configure Device ZM73 Type Bus Voltages Devices Faults Group A B C D Auto-On Paults P-Monitor V V Parallel Bus Pol00 BUS1 BUS1 Pol01 BUS1 BUS1 Pol02 Parallel Bus Pol03 Pol04 Pol06 Pol07 Pol07 Pol08 Pol11 Pol12 Pol13 Pol14 Pol15 Pol13 Pol14 Pol15	User Memory	ge 1.5 V 25.4 A 25.4 A tion 0.0 mV/A gh [%] 5% w [%] -5% Low 90% Low 90% Hig 110% [%] 130% ay 0 ms ay 10 ms abe 0.50 V/ms		r select Edit/Pr Pol 02 02 ZY7015 ZY7015 Power-One 22.2 × 12 2.0V 22.7 A 0.0 mV/A 5% -5% 75% 90% 110% 130% 0 ms 10 ms 0.50 V/ms -0.50 V/ms 5509 Hz 19670 Hz 19670 Hz	eferences) Pol 03 03 ZY7007 ZY7007 Power-One 22.2 x 12 13.0 A 0.0 mV/A 5% -5% 90% 110% 130% 0 ms 10 ms 0.50 V/ms 0.50 V/ms 5939 Hz 27336 Hz 27336 Hz	Pol 04 04 AuxDev0 AuxDev0	F Au Au Au
Configure	Pol18 Pol19	Pole2 Pole3	164858 Hz 502807 Hz	164858 Hz 502807 Hz	238167 Hz 613224 Hz	164858 Hz 502807 Hz		
	Pol20 Pol21	PWM Freque Interleave	- 0*	500 kHz 0°	500 kHz 0*	500 kHz 0°		
Program	Pol22 Pol23	ADC High	Disabled	Disabled	Disabled	Disabled		>

Figure 45. DPM Configure Devices Window





Data Sheet




Figure 46. DPM Monitoring Window

9. Safety

The ZY8120 POL converters **do not provide isolation** from input to output. The input devices powering ZY8120 must provide relevant isolation requirements according to all IEC60950 based standards. Nevertheless, if the system using the converter needs to receive safety agency approval, certain rules must be followed in the design of the system. In particular, all of the creepage and clearance requirements of the end-use safety requirements must be observed. These requirements are included in UL60950 - CSA60950-00 and EN60950, although specific applications may have other or additional requirements.

The ZY8120 POL converters have no internal fuse. If required, the external fuse needs to be provided to protect the converter from catastrophic failure. Refer to the "Input Fuse Selection for DC/DC converters" application note on <u>www.power-one.com</u> for proper selection of the input fuse. Both input traces and the chassis ground trace (if applicable) must be capable of conducting a current of 1.5 times the value of the fuse without opening. The fuse must not be placed in the grounded input line.


Abnormal and component failure tests were conducted with the POL converter's input protected by a fast-acting 125V, 25A, fuse. If a fuse rated greater than 25A is used, additional testing may be required.

In order for the output of the ZY8120 POL converter to be considered as SELV (Safety Extra Low Voltage), according to all IEC60950 based standards, the input to the POL needs to be supplied by an isolated secondary source providing a SELV also.



Data Sheet

10. Mechanical Drawings



----Ø 1.70 Finished hole x 2 (non-plated)

Figure 48. Recommended Footprint – Top View (all dimensions in mm)

Notes:

- 1. NUCLEAR AND MEDICAL APPLICATIONS Power-One products are not designed, intended for use in, or authorized for use as critical components in life support systems, equipment used in hazardous environments, or nuclear control systems without the express written consent of the respective divisional president of Power-One, Inc.
- 2. TECHNICAL REVISIONS The appearance of products, including safety agency certifications pictured on labels, may change depending on the date manufactured. Specifications are subject to change without notice.

I²C is a trademark of Philips Corporation.

